Engineer II - Digital Design (FPGA) at Microsemi International

Position Engineer II - Digital Design (FPGA)
Posted 2025 October 07
Expired 2025 November 06
Company Microsemi International
Location San Jose, CA | US
Job Type Full Time
Affiliate Banner

Job Description:

Latest job information from Microsemi International for the position of Engineer II - Digital Design (FPGA). If the Engineer II - Digital Design (FPGA) vacancy in San Jose, CA matches your qualifications, please submit your latest application or CV directly through the updated Jobkos job portal.

Please note that applying for a job may not always be easy, as new candidates must meet certain qualifications and requirements set by the company. We hope the career opportunity at Microsemi International for the position of Engineer II - Digital Design (FPGA) below matches your qualifications.

Are you looking for a unique opportunity to be a part of something great? Want to join a 17,000-member team that works on the technology that powers the world around us? Looking for an atmosphere of trust, empowerment, respect, diversity, and communication? How about an opportunity to own a piece of a multi-billion dollar (with a B!) global organization? We offer all that and more at Microchip Technology Inc.

People come to work at Microchip because we help design the technology that runs the world. They stay because our culture supports their growth and stability. They are challenged and driven by an incredible array of products and solutions with unlimited career potential. Microchip's nationally-recognized Leadership Passage Programs support career growth where we proudly enroll over a thousand people annually. We take pride in our commitment to employee development, values-based decision making, and strong sense of community, driven by our Vision, Mission, and 11 Guiding Values; we affectionately refer to it as the Aggregate System and it's won us countless awards for diversity and workplace excellence.

Our company is built by dedicated team players who love to challenge the status quo; we did not achieve record revenue and over 30 years of quarterly profitability without a great team dedicated to empowering innovation. People like you.

Visit our careers page to see what exciting opportunities and company perks await!

Job Description:

Microchip Technology Inc. is a leading provider of embedded control applications. Our product portfolio comprises general purpose and specialized 8-bit, 16-bit, and 32-bit microcontrollers, 32-bit microprocessors, field-programmable gate array (FPGA) products, a broad spectrum of high-performance linear, mixed-signal, power management, thermal management, radio frequency (RF), timing, safety, security, wired connectivity and wireless connectivity devices, as well as serial Electrically Erasable Programmable Read Only Memory (EEPROM), Serial Flash memories, Parallel Flash memories, and serial Static Random Access Memory (SRAM). We also license Flash-IP solutions that are incorporated in a broad range of products.

Microchip Technology Inc. has an Engineer II-Digital Design opening based in San Jose, CA. The successful candidate will be responsible for the definition, design, integration, and verification of digital blocks inside the FPGA.

Duties & Responsibilities

  • Create RTL code to design digital blocks such as gearing logic, and other digital IP's needed by various functional blocks in a FPGA such as IOs, fabric core, configuration blocks in FPGA's.
  • Convert requirements from timing diagrams and datasheets to synthesizable RTL designs.
  • Write test benches to verify functionality of above blocks and integrate them with the analog subsystems.
  • Perform validation, functionality and timing verification testing at both block level and chip top level.
  • Create SystemVerilog/SystemC models of both custom analog and digital blocks.
  • Collaborate with chip leads and subsystem leads in silicon validation of designs.

Requirements/Qualifications:

  • Bachelors or Masters with 0-3 years of experience in Electrical Engineering or Computer Engineering preferred.
  • Good knowledge of Verilog and verification methodologies.
  • Familiarity with ASIC design flow.
  • Competency with ASIC tools such as SystemVerilog, C/C++, Genus, or other equivalent CAD tools.
  • Experience in design and/or verification of complex functional digital blocks in a larger SoC.
  • Demonstrated competency in scripting, managing simulation queues, and data capture plus presentation using Microsoft Office tools, including Excel.
  • Good analytical, oral and written communication skills.
  • Able to create clean, readable presentations.
  • Self-motivated and proactive team player.
  • Ability to meet schedule requirements effectively.

Beneficial Experience

  • Experience in ASIC development, over several technology nodes.
  • Very strong ASIC methodology and familiarity with ASIC tools.
  • Familiarity with DFT and place and route.

Travel Time:

0% - 25%

Physical Attributes:

Feeling, Hearing, Other, Seeing, Supervises Others, Talking, Works Alone, Works Around Others

Physical Requirements:

10% standing, 10% walking. 80% sitting, 100% in doors; Usual business hours

Pay Range:

We offer a total compensation package that ranks among the best in the industry. It consists of competitive base pay, restricted stock units, and quarterly bonus payments. In addition to these components, our package includes health benefits that begin day one, retirement savings plans, and an industry leading ESPP program with a 2 year look back feature. Find more information about all our benefits at the link below:

Benefits of working at Microchip

The annual base salary range for this position, which could be performed in California, is $68,640 - $128,000.*

*Range is dependent on numerous factors including job location, skills and experience.

Microchip Technology Inc is an equal opportunity/affirmative action employer. All qualified applicants will receive consideration for employment without regard to sex, gender identity, sexual orientation, race, color, religion, national origin, disability, protected Veteran status, age, or any other characteristic protected by law.

For more information on applicable equal employment regulations, please refer to the Know Your Rights: Workplace Discrimination is Illegal Poster.

To all recruitment agencies: Microchip Technology Inc. does not accept unsolicited agency resumes. Please do not forward resumes to our recruiting team or other Microchip employees. Microchip is not responsible for any fees related to unsolicited resumes.

Job Info:

  • Company: Microsemi International
  • Position: Engineer II - Digital Design (FPGA)
  • Work Location: San Jose, CA
  • Country: US

How to Submit an Application:

After reading and understanding the criteria and minimum qualification requirements explained in the job information Engineer II - Digital Design (FPGA) at the office San Jose, CA above, immediately complete the job application files such as a job application letter, CV, photocopy of diploma, transcript, and other supplements as explained above. Submit via the Next Page link below.

Next Page »

Similar Job Vacancies

  Seasonal Retail Stock - Valley Fair di Nordstrom Careers

Posted: 2025 October 07
Job Description The ideal logistics processor is independent, motivated, results oriented and committed to providing outstanding customer experiences every day
Company: Nordstrom Careers
Location: San Jose, CA

  Consulting Specialist - Industrial Hygiene di BSI

Posted: 2025 October 07
We exist to create positive change for people and the planet. Join us and make a difference too! Job Title: Occupational Health & Safety Consulting Technici
Company: BSI
Location: San Jose, CA

  Engineer II - Digital Design (FPGA) di Microsemi International

Posted: 2025 October 07
Are you looking for a unique opportunity to be a part of something great? Want to join a 17,000-member team that works on the technology that powers the world

  Construction Manager, Senior di Pacific Gas & Electric (PGE)

Posted: 2025 October 07
Requisition ID # 167776  Job Category: Maintenance / Construction / Operations  Job Level: Individual Contributor Business Unit: Electric Operat

  Suite Attendant - Tech CU Arena - Tech CU Arena Suites/Catering di Aramark

Posted: 2025 October 05
Our MissionRooted in service and united by our purpose, we strive to do great things for each other, our partners, our communities, and our planet.At Aramark,
Company: Aramark
Location: San Jose, CA